Announcement
Starting on July 4, 2018 the Indonesian Publication Index (IPI) has been acquired by the Ministry of Research Technology and Higher Education (RISTEKDIKTI) called GARUDA Garba Rujukan Digital (http://garuda.ristekdikti.go.id)
For further information email to portalgaruda@gmail.com

Thank you
Logo IPI  
Journal > International Journal of Reconfigurable and Embedded Systems (IJRES) > Simplified VHDL Coding of Modified Non-Restoring Square Root Calculator

 

Full Text PDF (313 kb)
International Journal of Reconfigurable and Embedded Systems (IJRES)
Vol 1, No 1: March 2012
Simplified VHDL Coding of Modified Non-Restoring Square Root Calculator
Article Info   ABSTRACT
Published date:
16 Mar 2012
 
Square root calculation is one of the most useful and vital operation in digital signal processing which in recent generations of processors, the operation is performed by the hardware. The hardware implementation of the square root operation can be achieved by different means, but it is very dependent on programmers sense and ability to write efficient hardware designs. This paper offers universal and shortest VHDL coding of modified non-restoring square root calculator. The main principle of the method is similar with conventional non-restoring algorithm, but it only uses subtract operation and append 01, while add operation and append 11 is not used. The strategy has conducted to implement successfully in FPGA hardware, and offer an efficient in hardware resource, and it is superior.
Copyrights © 2012